



PRESENTATION OUTLINE

I. CALCULATOR CHIPS HISTORY

A. REGISTER PROCESSORS

B. DIGIT PROCESSORS

II. LCD III

A. DESIGNATIONS

B. DESIGN GOALS / METHODS

C. LCD III BLOCK DIAGRAM

D. SYSTEM CONFIGURATION POSSIBILITIES

III. PRODUCT X

A. GOALS / FEATURES

B. BLOCK DIAGRAM

C. SCHEMATIC

D. I/O

COMMON FEATURES OF CALCULATOR CHIPS

- SINGLE CHIP MICROCOMPUTER
 - ON BOARD ROM
 - ON BOARD RAM
 - INTEGRATED I/O DECODING AND BUFFERING
- SIMPLE ALU
 - USUALLY BINARY ADDITION, NEGATION, AND COMPARE AVAILABLE
 - CALCULATIONS ARE CONVERTED TO DECIMAL BY SOFTWARE
- LARGE ROM
 - USUALLY DIVIDED INTO PAGES
 - USUALLY NOT EXPANDABLE
- RAM
 - USUALLY ORGANIZED AS 64 BIT REGISTERS
 - USUALLY NOT EXPANDABLE
- PROGRAM COUNTER
 - USUALLY A SHIFT COUNTER
 - COUNTS IN ODD SEQUENCE
 - MAKES IT VERY DIFFICULT TO USE INDIRECT OR RELATIVE ADDRESSING
- ALL OF THE FEATURES ABOVE REQUIRE THE MINIMUM SILICON AREA ON THE CHIP AND CONTRIBUTE TO LOW COST

CALCULATOR ARCHITECTURES

SPLIT ARCHITECTURE

- SEPARATE MEMORY AREAS FOR PROGRAM STORAGE AND DATA MEMORY
- SEPARATE ADDRESSING SCHEMES AND DIFFERENT BIT LENGTHS FOR THE TWO MEMORY TYPES


REGISTER PROCESSORS

- OPERATIONS ARE DONE ON ENTIRE REGISTERS
 - USUALLY 64 BIT REGISTERS (16 DIGITS x 4 BITS)
 - INSTRUCTIONS SPECIFY ONE OF SEVERAL AVAILABLE "MASKS" TO OPERATE ON PORTIONS OF THE REGISTER: MANTISSA, EXPONENT, OR ALL
 - OPERATIONS INCLUDE DECIMAL ADDITION WITH AUTOMATIC CARRY BETWEEN DIGITS
- NO POINTER SYSTEM FOR DATA ADDRESSING
 - THE INSTRUCTION SPECIFIES WHICH REGISTERS
 - ADDRESSING INDIVIDUAL DIGITS IS NOT POSSIBLE
- INSTRUCTION CYCLES ARE TYPICALLY 80-100 MSEC
- EXCELLENT FOR FAST ARITHMETIC CALCULATIONS
- NOT FLEXIBLE ENOUGH FOR SPECIALTY PRODUCTS SINCE DIGIT MANIPULATION IS NOT POSSIBLE
- EXAMPLES: TMCO500, TMCL500, TMCO920, TPO310, (SEE FIGURE 1)

DIGIT PROCESSORS


- OPERATIONS ARE DONE ON 4 BIT DIGITS
 - A 4 BIT BINARY ADDER AND 4 BIT ACCUMULATOR (TEMPORARY HOLDING REGISTER) ARE THE BASIC TOOLS
- A POINTER SYSTEM LOCATES THE 4 BIT PIECE OF DATA TO BE OPERATED ON
 - ONE POINTER SELECTS ONE OF THE REGISTERS
 - ONE POINTER SELECTS ONE DIGIT IN THAT REGISTER
- INSTRUCTION CYCLES ARE TYPICALLY 15-30 μ SEC
- EXECUTION OF ARITHMETIC CALCULATIONS IS TYPICALLY SLOWER THAN REGISTER PROCESSORS SINCE THESE CALCULATIONS REQUIRE A SUBROUTINE INSTEAD OF A SINGLE INSTRUCTION
 - SOME DIGIT PROCESSORS SUCH AS LCDIII HAVE SPECIAL FEATURES WHICH ALLOW ARITHMETIC CALCULATIONS AT REGISTER PROCESSOR SPEED
- EXTREMELY FLEXIBLE
 - EFFECTIVE REGISTER SIZE, NUMBER OF FLAGS, AND I/O ARE ALL CONTROLLED BY SOFTWARE
 - USEFUL AS CONTROLLERS AND FOR PROCESSING ODD DATA STRUCTURES (PRINTERS, SPECIALTY PRODUCTS)
- EXAMPLES: TMC1000, TMC0980, TMC1980, TMC0260, TMC0270, TPO320, TPO455, LCDIII (TPO475, TPO480) (SEE FIGURE 2)

Fig. 3a



TMC0500

FIGURE 1



TMC1000

FIGURE 2

CHIP DESIGNATIONS

OLD DESIGNATIONS

A = 1K ROM

B = 2K ROM

C = 3K ROM

F = FAST ROM

T = TIMEKEEPING

C22FT = 3K ROM, 22x16x4 bit RAM registers,
Fast ROM, and Timekeeping

NEW DESIGNATIONS

TP 0480 = C22FT WITH LCD DRIVE (TI 55)

TP 0475 = C22FT WITHOUT LCD DRIVE
(PRODUCT X) SOMETIMES CALLED "PXT"

TP 0470 = C22F WITHOUT LCD DRIVE
(PRODUCT X) SOMETIMES CALLED "PX"

ACH 9/11/79

COMPONENT DESIGN
LCD III STATUS REVIEW

MAJOR SYSTEM GOALS

- CONVERT CALCULATOR PRODUCTS FROM BASIC CONSUMER THROUGH TI-57 TO LONG BATTERY LIFE, LC DISPLAYS
- PROVIDE THE BASIS FOR A HIGH PERFORMANCE TI-59 REPLACEMENT
- AFFORD THE FLEXIBILITY TO PRODUCE NEW, NON-CALCULATOR CONSUMER PRODUCTS, INCLUDING COMPLEX TIMEKEEPING FUNCTIONS
- NON VOLATILE PROGRAM AND DATA STORAGE FOR MOST CALCULATOR MODELS
- LOW UNIT COST/FUNCTION
- LONG DESIGN SERVICE LIFE

01/12/78

GLB

39/288

TI STRICTLY PRIVATE

COMPONENT DESIGN
LCD III STATUS REVIEW

APPROACH

MODULAR DESIGN

LAYOUT: EACH PROCESSOR IS A SUBSET OF THE NEXT LARGER CIRCUIT. LITTLE OR NO LAYOUT WORK IS REQUIRED TO GENERATE THE CORES OF THE SMALLER VERSIONS OF THE SYSTEM.

CELL DESIGN: WHEREVER POSSIBLE, CELLS WITH SIMILAR FUNCTIONS WILL BE DESIGNED AS IDENTICAL UNITS.

ARCHITECTURE: I/O AND SPECIAL FUNCTIONS ARE TREATED AS MEMORY LOCATIONS TO ELIMINATE SPECIAL INSTRUCTIONS. ROM AND RAM ADDRESSING IS PAGED TO PERMIT EASY EXPANSION WITH MINIMAL BURDEN ON SMALLER VERSIONS.

01/12/78 6LB 39/288

TI STRICTLY PRIVATE

COMPONENT DESIGN
LCD III STATUS REVIEW

APPROACH RATIONALE


- DEVELOPMENT OF SEVERAL CHIPS FROM ONE DESIGN REDUCES MONEY, TIME AND MANPOWER REQUIREMENTS
- MODULAR DESIGN GREATLY REDUCES DEVELOPMENT TIME AND COST FOR FUTURE CUSTOM PROCESSOR REQUIREMENTS
- COMMON INSTRUCTION SET REDUCES ALGORITHM DEVELOPMENT TIME BY UTILIZING PROGRAMMER LEARNING AND PREVIOUSLY DESIGNED ROUTINES

01/12/78 GLB 39/288


TI STRICTLY PRIVATE

PROCESSOR APPLICABILITY


LCD III



"A" CHIP



PRINTER DRIVE




FOUR FUNCTION




0500


NONE




"B" CHIP



TI 5025



NONE



"C" CHIP



TI-55



501
580

COMPONENT DESIGN
LCD III STATUS REVIEW


APPLICATIONS

PRODUCT TYPE	LCD III VERSION
TI 1000, 1025	A
LITTLE PROFESSOR	A
DATAMAN	B
CALCULATOR/CLOCK	B + TIME
EXECUTIVE REMINDER	(2) B OR B + C
TRAVEL ALARM	B + TIME, EXT RAM
TI-30, BUSINESS ANALYST	B
TI-55, 57	C
PRODUCT X CONTROLLER	C

IN GENERAL,


- CHIP A REPLACES TMC 1000, TMC 0970, TMC 1990, TMC 0920
TP 0310
- CHIP B REPLACES TMC 0980, TMC 1980, TMC 1100, TP 0320
- CHIP C REPLACES TMC 1500

EACH VERSION IS MORE POWERFUL THAN THE CIRCUITS IT REPLACES



CHIP B

GRABER.



← 255 →

CHIP C

↑ 255 ↓

GRABCO

COMPONENT DESIGN
ADVANCED SOFTWARE DEVELOPMENT

LCD III
FEATURES OF LCD III APPROACH

- EFFICIENT
- FLEXIBLE
- REDUCED PACKING PROBLEMS
- MODULAR OR REUSABLE SOFTWARE
- SOFTWARE COMPABILITY AMONG CHIP SETS

1/12/78 039/639 ART HUNTER TI STRICTLY PRIVATE

MAY OPERATIONS REVIEW
COMPONENT DESIGN

LCD III PERFORMANCE GOALS

- EFFICIENCY OF A DIGIT PROCESSOR
 - WELL STRUCTURED LOGIC ARRAYS WITH TIGHT DESIGN RULES
MINIMIZE BAR AREA
 - BIT/BYTE DATA ACCESS
 - SOFTWARE DEFINABLE I/O BUS STRUCTURES
- SPEED OF A REGISTER PROCESSOR
 - ONE CYCLE REGISTER ARITHMETIC
 - DIRECT MEMORY ADDRESSING

05-26-78 AH 039-639

TI STRICTLY PRIVATE

MAY OPERATIONS REVIEW
COMPONENT DESIGN
EXECUTION SPEED

LCD III DESIGN APPROACH: TO ACHIEVE FAST EXECUTION TIMES WITH
A DIGIT PROCESSOR

FAST ROM

- 128 x 13 BITS - SMALL SIZE ALLOWS FASTER ROM ACCESS
- BASIC ADD AND SHIFT LOOPS ARE PLACED IN FAST ROM
- REDUCES MULTIPLY TIMES BY 50%

DUAL REGISTER POINTER SYSTEM

- EACH OPERAND IN AN ADDITION HAS A SEPARATE POINTER
- NO WASTED TIME MOVING SINGLE POINTER BETWEEN TWO REGISTERS

HOLD PROGRAM COMPUTER

- ONE INSTRUCTION LOOP

05-26-78 AH 039-639

TI STRICTLY PRIVATE

MAY OPERATIONS REVIEW
 COMPONENT DESIGN
 SPEED COMPARISONS

LCD III IMC 0500

INSTRUCTION CYCLE 15 μ SEC 83 μ SEC

FAST ROM = 5 μ SEC

MULTIPLY SUBROUTINE 30 MSEC 27 MSEC

FLAG TEST 30 μ SEC 155 μ SEC

	<u>STANDARD RAM</u>	<u>PC RAM</u>
MEMORY ACCESS		
PROGRAM STEP	0.65 MSEC	0.18 MSEC
USER MEMORY	6.2 MSEC	4.1 MSEC
ABSOLUTE GOTO	3.6 MSEC	0.55 MSEC
		36.0 MSEC

MAY OPERATIONS REVIEW
 COMPONENT DESIGN

INSTRUCTION SET CAPABILITIES

	LCD III	TMC 0500	TMC 0980
0 DIRECT MEMORY ADDRESSING	FLAGS, BYTES	FLAGS, REGISTERS	NO
0 MEMORY MAPPED I/O	YES	NO	NO
0 LOGIC INSTRUCTIONS	YES	NO	LIMITED
0 INDIRECT ROM ADDRESSING	PC INDEXING	YES	NO
0 INDIRECT RAM ADDRESSING	YES	NO	LIMITED
0 ROM PAGING	1K	1K	128
0 CONDITIONAL BRANCHING	SET, RESET	SET, RESET	SET ONLY
0 SUBROUTINE LEVELS	6	1-LIMITED	1

COMPONENT DESIGN
 ADVANCED SOFTWARE DEVELOPMENT

LCD III INSTRUCTION SET
 TEST RESULTS
 EFFICIENCY

TEST PROGRAM	CAL.	CHIP	LCD III	PERFORMANCE
1. MULTIPLICATION	T130 117 INS.	930	105 INS.	10.2% DECREASE
2. E ^x	T155 240 INS.	1500	307 INS.	27.9% INCREASE
3. PROGRAMMING (LRM)	T155 63 INS.	1500	57 INS.	9.5% DECREASE
4. PROGRAMMING (LRM)	T157 116 INS.	1500	125 INS.	7.7% INCREASE

01/12/78

039/639

ART HUNTER

TI STRICTLY PRIVATE

COMPONENT DESIGN
ADVANCED SOFTWARE DEVELOPMENT

FLEXIBILITY

- SPEED OF A REGISTER PROCESSOR WITH FLEXIBILITY OF DIGIT PROCESSOR.
- INPUT/OUTPUT IS ALL UNDER SOFTWARE CONTROL AND "MEMORY MAPPED" FOR FLEXIBILITY.
- RAM MAY BE SUBDIVIDED AS DESIRED WITH SOFTWARE
- MICROPROCESSOR APPLICATIONS CAN BE HANDLED AS EASILY AS REGISTER OPERATIONS.

1/12/78 039/639 ART HUNTER

TI STRICTLY PRIVATE

COMPONENT DESIGN
ADVANCED SOFTWARE DEVELOPMENT

PACKING PROBLEMS

- DUE TO LARGE 1K WORD ROM PAGES THE PROBLEMS OF PACKING ACROSS PAGE BOUNDARIES ARE LARGELY AVOIDED.
- LARGE ROM PAGES MEAN SOME STANDARD ROUTINES MAY BE REMOVED FROM ONE ALGORITHM, AND FIT TOGETHER INTO OTHERS RATHER EASILY.

MODULAR SOFTWARE

SOFTWARE COMPATIBILITY

- ALL CHIPS IN THIS FAMILY USE THE SAME INSTRUCTION SET.
- PROGRAMMERS EXPERIENCED ON ONE CHIP ARE EXPERIENCED ON ENTIRE FAMILY.
- ALGORITHM FROM ONE CHIP MAY BE USED ON ANY OTHER CHIP IN THE FAMILY.
- ALGORITHMS CAN BE EASILY CONVERTED FROM ONE CHIP TO A LARGER VERSION WHEN MORE SPACE IS NEEDED PART WAY THROUGH A PROGRAM.

1/12/78 039/639 ART HUNTER

TI STRICTLY PRIVATE

MAY OPERATIONS REVIEW
COMPONENT DESIGN

EFFICIENCY OF BAR AREA

LCD III-"C" CHIP TMS 0500/TMS 0580, 0501

ROM SIZE

3K x 12 BIT 2.5K x 13 BIT
(36,864 BITS) (33,280 BITS)

RAM SIZE

20 REGISTERS 13 REGISTERS
(1280 BITS) (832 BITS)

BAR SIZE/CHIP


48K SQ. MILS. TMS 0580 = 48K SQ. MILS.
TMS 0501 = 55K SQ. MILS.

TOTAL BAR AREA

48K SQ. MILS 103K SQ. MILS.

05-26-78 AH 039-639

TI STRICTLY PRIVATE



TI CLASSIFIED
STRICTLY PRIVATE
 Property of Texas Instruments ONLY

SYSTEM CONFIGURATIONS

- PRIMARY GOAL: SINGLE CHIP SYSTEM
TP 0480
- LCD III PROCESSORS CAN BE TEAMED
IN ANY DESIRED NUMBER, BUT BECOME
INCREASINGLY DIFFICULT TO USE
UNLESS EACH HAS A SPECIFIC TASK.
EXAMPLE= PERIPHERALS
- EXPANSION DEVICES
 1. ROMS - MAX \approx 35
OR
 2. RAMS - MAX \approx 35
OR
 3. COMBINATION OF RAMS / ROMS \approx 35
 4. MATRIX DISPLAY DRIVER - EXPANDABLE
BY 8 DIGIT INCREMENTS TO
ANY FORESEEABLE LENGTH

ACH 9/11/79

PRODUCT X
DEFINITION REVIEW

PRODUCT OBJECTIVES

- TO PROVIDE UPGRADE LEADERSHIP PRODUCT TO REPLACE TI-59.
- EXPAND CONCEPTS OF PROBLEM SOLVING VIA CALCULATOR DEVICE.
- INCORPORATE:

STATE-OF-THE-ART-TECHNOLOGIES
SYSTEM DESIGN
SYSTEM EXPANSION

- TO SIMPLIFY EASE OF USE AND PROVIDE MARKET EXPANSION AMONG PROFESSIONAL END USERS:

TECHNICAL PROFESSIONALS
NON-TECHNICAL PROFESSIONALS

02-08-79 DJE 039-807


TI STRICTLY PRIVATE

COMPONENT DESIGN

OPERATIONS REVIEW

PRODUCT X FEATURES

- EQUATION OPERATING SYSTEM (EOS)
- 16 CHARACTER 5 X 7 DOT MATRIX DISPLAY
- FULL ALPHANUMBERIC DISPLAY; EQUATION TRACE AND PROMPTING IN THE DISPLAY
- MORE FLEXIBLE USER MEMORY
- 1. BASIC MEMORY IS 1000 PROGRAM STEPS OR 125 DATA REGISTERS WITH PARTITIONING BY THE USER
- 2. SOLID STATE SOFTWARE APPROACH (CROM) HAS BEEN EXPANDED TO INCLUDE DROP-IN RAM (CRAM). CROMS AND CRAMS ARE INTERCHANGABLE AND TWO SLOTS ARE AVAILABLE ON THE CALCULATOR.
- 3. BASIC MEMORY CAN BE EXPANDED TO 3000 PROGRAM STEPS OR 375 DATA REGISTERS
- 4. CROMS WILL BE 15K PROGRAM STEPS
 - UP TO 99 PROGRAMS PER CROM
 - UP TO 10K STEPS PER PROGRAM
- EQUATION (EQN) MODE
- 1. EQUATION CAN BE ENTERED WITHOUT EXECUTION
- 2. DISPLAY WILL SCROLL WHEN FULL
- 3. EQUATION MAY BE EDITED (BACKSTEP, INSERT, DELETE)
- 4. EQUATION IS SAVED TO BE EXECUTED OR REPEATED WITH NEW DATA



COMPONENT DESIGN
OPERATIONS REVIEW
PRODUCT X APPROACH

GOAL: DEFINE AN OPERATING SYSTEM OR "LANGUAGE" FOR PRODUCT X THAT ALLOWS THE USER TO ENTER PROBLEMS AS THEY ARE NORMALLY WRITTEN

- 0 EQUATION OPERATING SYSTEM (EOS)
- 0 MORE POWERFUL THAN THE TI-59
- 0 MUCH EASIER AND MORE OBVIOUS TO USE THAN TI-59
- 0 UNARY AND BINARY OPERATIONS WILL BE ENTERED AS THEY ARE WRITTEN

EXAMPLES: $2 \times 3 =$

$\text{SIN } 30 =$

- 0 AUTOMATIC VARIABLE ASSIGNMENT

EXAMPLE: $30 \Rightarrow B$ $10 \Rightarrow C$ $\text{SIN } B + C \Rightarrow A$ ($A = 10.5$)

- 0 IMPLIED MULTIPLICATION

EXAMPLES: $\text{SIN } 2 \pi =$ CALCULATES THE SIN OF ($2 \times \pi$)
 $2A + B =$ CALCULATES ($2 \times A$) + B

- 0 INTEGER POWERS OF VARIABLES

EXAMPLES: $A5$ MEANS THE VALUE STORED IN "A" RAISED TO THE 5TH POWER

1 NOVEMBER 1978

AH

039-639

TI STRICTLY PRIVATE

COMPONENT DESIGN
OPERATIONS REVIEW

EXAMPLE: QUADRATIC EQUATION

PRODUCT X VS. HP 67 VS. TI-59 VS. SHARP 1300

FORMULA:
$$\frac{-B + \sqrt{B^2 - 4AC}}{2A}$$

HP67: RCL B X² RCL A RCL C 4 X X - \sqrt{X} RCL B - RCL A 2 X \div

TI-59: (RCL1 +/- + (X² - 4 X RCL 0 X RCL 2) \sqrt{X}) \div (2 X RCL 0) =


SHARP 1300: (-B + $\sqrt{B * B - 4 * A * C}$) \div (2 * A) =

PRODUCT X: (-B + $\sqrt{B^2 - 4AC}$) \div 2A =


	HP 67	TI-59	SHARP 1300	PRODUCT X
NUMBER OF KEYSTROKES	22*	26	24	18

*20 + 2 2ND FUNCTION KEYS

PRODUCT "X"



U.S. CONSUMER GROUP
 QUARTERLY FINANCIAL REVIEW
 COMPONENT DESIGN
 PRODUCT X SYSTEM DIAGRAM




NOTE: EXTERNAL CHIP-INTERFACE THRU EITHER PLUG-IN MODULE

08/03/79

KB

039-397

TI STRICTLY PRIVATE



REVISED		DATE		DESCRIPTION	
1					
2					
3					
4					
5					
6					
7					
8					

PART OR IDENTIFY NUMBER		NOMENCLATURE DESCRIPTION		REVISIONS	
TPO475		TIMEKEEPING - KEYSCAN AND I/O CONTROLLER			
TPO47X		MASTER CONTROLLER			
TPO47Y		I/O PIN PKG. ANALOGIC CONTROLLER			
TPO531		48K ROM			
TPO532		120K C ROM			
PLUS IN MODULE		ASSY TPO531/532			
9X5 KEYBOARD					

UNLESS OTHERWISE SPECIFIED		DATE	
DIMENSIONS ARE IN INCHES		7-23-72	
TOLERANCES UNLESS OTHERWISE SPECIFIED			
FRACTIONS ARE TO BE DECIMALS			
DIMENSIONS IN PARENTHESES ARE FOR INFORMATION			
MATERIAL			
DRAWN BY		TJ-52	
CHECKED BY		D-10315 G1	

THE UNIT CONTAINED HEREIN IS NOT SPECIFIED
 UNLESS IT IS IDENTIFIED AS SUCH IN THE DRAWING.
 THIS DRAWING IS A WORKING DRAWING AND IS NOT
 TO BE USED FOR FABRICATION UNLESS SPECIFICALLY
 SO NOTED THEREON.
 DATE: 7-23-72
 DRAWN BY: TJ-52

PRODUCT X REVIEW
COMPONENT DESIGN
PERIPHERAL INTERFACE

- PLUG-IN THROUGH CROM/CRAM SLOT (MEMORY EXPANSION)
 - 8 LINE CONNECTION
 - DATA RATE UP TO 266 K BITS/SECOND
 - MEMORY EXPANSION MODULE ACCEPTS UP TO 8 CROMS/CRAMS, CHIP SELECTS ARE GENERATED BY MEMORY CONTROLLER USING AN EXTERNAL MULTIPLEXER.

- SINGLE LINE PERIPHERAL CONNECTION
 - ONE REFERENCE LINE (GROUND) AND ONE SIGNAL LINE
 - PERIPHERALS ARE ON A COMMON BUS
 - A DEVICE IDENTIFIER PRECEDES COMMUNICATION
 - COMMUNICATION IS BETWEEN LCD PXT CHIP IN PRODUCT X AND AN EXTERNAL LCD III CHIP
 - INCLUDES PRINTER, CASSETTE, ETC.
 - DATA RATE UP TO 5K BITS/SECOND \approx 40 LINES/SEC

- CASSETTE ALTERNATIVE
 - SINCE KEYBOARD - I/O CONTROLLER NOW HAS 3K ROM AVAILABLE, THE CASSETTE INTERFACE COULD BE INCLUDED ON THIS CHIP AT NO ADDITIONAL COST.
 - THIS WOULD REQUIRE LEVEL BUFFERING AND THREE ADDITIONAL JACKS ON PRODUCT X. (MICROPHONE, EARPHONE, AND PAUSE JACKS)

07-25-79

ACH


039/639

TI INTERNAL DATA



PRODUCT X REVIEW

COMMUNICATION TECHNIQUES

ON BOARD CHIP TO CHIP COMMUNICATION



I/O



ACCEPTS COMMAND AND SYNCHRONIZES TIMING

0-32 READS

0-128 BITS TRANSFERRED

PRODUCT X ELECTRICAL DESIGN REVIEW

PERIPHERAL COMMUNICATION

- PRODUCT X CALCULATOR IS NORMALLY MASTER
 - WILL MONITOR INCOMING TRANSMISSIONS AND ALLOW A DEVICE TO BECOME MASTER IF CALCULATOR IS IDLE
- EACH PERIPHERAL AND THE CALCULATOR HAS A DEVICE CODE
 - COMMUNICATION IS BETWEEN :
 1. CALCULATOR AND A PERIPHERAL
 2. TWO PERIPHERALS
 3. TWO CALCULATORS
- CALCULATOR HAS OP CODES TO SEND AND RECEIVE ON PERIPHERAL I/O AND THESE ARE PROGRAMMABLE
- COMMUNICATION STRING CONTAINS :
 1. START CODE
 2. RECEIVING DEVICE CODE
 3. SENDING DEVICE CODE
 4. COMMAND CODE
 5. 128 BITS OF DATA
 6. ERROR DETECTION / CORRECTION ?

PERIPHERAL COMMUNICATION
(CONTINUED)


- AN OP CODE FOR SLOW SPEED TRANSMISSION WILL BE AVAILABLE FOR COMMUNICATION TO SLOWER PROCESSORS SUCH AS TPO 455. DATA RATE \approx 10 LINES/SEC.
- BIT TRANSMISSION WILL BE RATIO DETECTION FOR GOOD NOISE PROTECTION AND FREQUENCY TOLERANCE



ONE

ZERO

- DOUBLE DETECTION OF TRANSITIONS WILL BE USED TO PROVIDE ACCURATE BIT CLOCKING.



MINIMUM NOISE MARGIN FOR LOGIC 1 OR 0 = 1.2V

CALCULATOR POWER SUPPLY MUST PROVIDE ~ 2 MA TO DRIVE 16 PERIPHERALS

REQUIRES ~ .5 MA FOR 1 PERIPHERAL

Max. LOGIC 1
Min. LOGIC 1

TRANSITION VOLTAGE

LOGIC 0

3.1V
2.4V

1.2V

0V

